Abstract -Thin films of spontaneously ordered and closely packed 20-50nm diameter nanocolumns of ZnO were used to fabricate high speed and transparent thin film transistors (TFT). The use of nanocrystalline ZnO (nc-ZnO) helps to achieve the intrinsic electronic properties of single crystals while providing substrate agnostic thin films that can be grown on non-planar surfaces of rigid or flexible substrates. We have developed low temperature pulsed laser deposition (PLD) techniques for both doped and undoped nc-ZnO films and demonstrated microwave transistor operation (f max =10GHz). Unlike in amorphous TFTs, the operation of ncZnO transistors relies on field effect charge control at vertical grain boundaries between nanocolumns and can produce very high on/off ratios (>10 12 ), very high current densities and near ideal subthreshold voltage swings (~85mV/decade). Using a combination of doped and undoped nc-ZnO films, we have fabricated the first indium-free transparent TFTs with excellent performance and transparency.
I. INTRODUCTION
Thin film transistors made from amorphous or organic semiconductors are commonly used in the control circuits of large area display electronics such as flat panel TV screens. They can also be used in applications requiring flexible or non-planar surfaces where the use of regular single crystal electronics is problematic. The usefulness of TFTs, however, has not been extended to high performance applications due to the orders of magnitude lower electronic properties of thin films compared to their single crystal counterparts. For example, the electron mobility of amorphous Si is typically less than 1 cm 2 /V.s and the severe threshold problems of poly-Si TFTs limit their usefulness [ 1 ] . Metal-oxide semiconductors based on Zn, In, Ga, and Hf have shown great promise in solving these problems for current and next generation flat panel display electronics [2] . However, most metal-oxide semiconductor thin films are also amorphous and have limitations in current density and switching on/off ratios. Although they offer higher electron mobilities than amorphous Si films and therefore show promise in higher data rate circuit applications, they are still not sufficient for high performance digital or analog circuits.
Ordered nc-ZnO thin films composed of closely packed 20-50nm diameter nanocolumns offer a unique solution to improving TFT performance to levels comparable to single crystal semiconductors while maintaining their thin film properties. Because ZnO is a wide bandgap semiconductor, it can be used both as a transparent semiconductor and conductor for transparent electronics applications. We have shown that all-ZnO transparent transistors can be fabricated using nc-ZnO films with state-of-the art performance.
II. THIN FILM DEPOSITION AND DEVICE FABRICATION
Nc-ZnO films were deposited in a Neocera Pioneer 180 pulsed laser deposition system with a KrF excimer laser (Lambda Physik COMPex Pro 110, =248 nm, 10ns pulse duration). The following processing conditions were used to deposit undoped ZnO films for active layers of transistors: laser energy density of 2.6 J/cm 2 , laser repetition rate of 30 Hz, deposition temperature of 25°C to 200°C, oxygen partial pressure of 1-100mTorr during the deposition, and substrateto-target distance of 9.5 cm. The target was a 50 mm diameter by 6 mm thick sintered ZnO ceramic disk (99.999%) [3 ] . The deposition parameters for conductive transparent ZnO films (used as contact layers in transparent transistors) were the same except that Ar gas was used during deposition instead of oxygen [ 4 ] and the source material was high purity ZnO with 3% Ga 2 O 3 used as an ntype dopant. Various gate insulators including SiO 2 , Al 2 O 3 and HfO 2 were used in this study. SiO 2 films were grown in a PlasmaTherm 790 Plasma Enhanced Chemical Vapor Deposition (PECVD) system at 250°C. Al 2 O 3 and HfO 2 films were prepared in a Cambridge Nanotech Fiji F200 Atomic Layer Deposition (ALD) system at 150-250°C.
The ZnO crystal structure was determined by using a PANalytical X'Pert Pro MRD x-ray diffractometer. Film morphologies were analyzed with an FEI DB235 scanning electron microscope (SEM) and a JEOL 4000EX transmission electron microscope (TEM) operating at 400 kV. Surface roughness was measured with a Veeco Dimension 3000 atomic force microscope (AFM). Dielectric film thickness and refractive index were measured with a Horiba Jobin Yvon UVISEL spectroscopic ellipsometer. Optical transmission measurements were made with a Varian Cary 5000 spectrophotometer.
Devices for low frequency characterization were fabricated on Si wafers, quartz or flexible polyimide films. The gate lengths, L G , were varied from 2 to 25m. Higher resistivity substrates (>2000 ohm.cm) were used for high speed device fabrication to minimize capacitive parasitics. Gate lengths for these devices varied from 1.2m to 3m. A bottom-gate configuration was used for both non-transparent and transparent transistors. Ni/Au and Ti/Au contacts were used as the gate and the source/drain contacts for the nontransparent devices, whereas Ga-doped ZnO (GZO) films were used as contacts for the transparent devices. Other device processing details were reported elsewhere [3] . As indicated in the cross sectional schematic of a multi-finger device in Figure 1 , nc-ZnO film is produced conformably over the gate insulator. The source and drain contacts overlap the gate contact by 0.5-3 m. The gate length is defined as the distance between the source and drain contacts. No intentional surface passivation was applied to the free surface of the ZnO film. 
III. THIN FILM ANALYSIS
Cross sectional TEM images of ZnO films deposited conformably over the gate contact indicate that the film is composed of densely compacted, highly faulted columnarshaped grains that predominantly extend through the thickness of the film, as shown in Figure 2 . At deposition temperatures of < 75°C, grains exhibited diffraction contrast differences and, in some areas, nearly equiaxed grain structures. As film growth temperature elevated from 100°C to 400°C, films displayed an increasingly uniform columnar grain structure and consistent diffraction contrast.The nanocolumnar grain diameters were in the 20-50nm range depending on the film growth parameters such as substrate temperature and oxygen pressure, but self-ordering of nanocolums was observed with films grown on other types of gate insulators also, as shown in Figure 3 . X-ray diffraction scans of the ZnO films deposited on SiO 2 , Al 2 O 3 and HfO 2 gate dielectrics exhibited a highly textured c-axis orientation with only the ZnO (002) peak present, consistent with other studies of PLD ZnO films [ 5 , 6 , 7 , 8 ] . With increasing deposition temperature up to 400°C, the intensities of the ZnO (002) peak increased and full-width at half-maximum values of the ZnO (002) decreased, indicating improved film crystallinity. 2Θ positions were less than the 34.421° 2Θ (002) peak from the JCPDS #36-1451 powder diffraction file indicating strained lattice structures. Progressively higher ZnO (002) peak intensities were obtained from ZnO films deposited on HfO 2 , SiO 2 , and Al 2 O 3 , respectively. As shown in Figure 3 , larger ZnO grains with a rougher surface texture were found on films grown on HfO 2 , consistent with the diminished x-ray diffraction intensity observed. Further details on XRD results are given elsewhere [9] . Grain Boundaries ZnO Nanocolumns
III. THIN FILM TRANSISTORS

A. DC Characteristics
Typical common-source I-V characteristics of nc-ZnO TFTs fabricated on various gate insulators is shown in Figure 5 . The ZnO film was grown at 200°C in identical growth conditions and devices were fabricated in the same fabrication batch for direct comparison of results. All devices showed hysteresis-free operation and positive threshold voltages of 1.5 ± 0.6V. As expected, higher dielectric constants of Al 2 O 3 and HfO 2 result in higher drain currents for the same gate voltage (i.e. higher transconductance) and flatter current characteristics in the saturation region. The influence of gate insulator on the device transconductance is shown in Figure 6 . The same reciprocal dependence of transconductance on gate length was obtained for these insulators in the gate length range of L G =2-25m. This indicates that device scaling is not influenced by the surface states at the insulator-ZnO interface or at the back surface of the ZnO film. Gate insulator thickness = 30nm, LG=5m, WG=400m, VG=2V/step. Low surface state density values can also be inferred from the sub-threshold voltage swing, S, values. Transfer characteristics of a device fabricated on polyimide substrates using low temperature processing (<150°C) and with a high- dielectric HfO 2 insulator is shown in Figure 7 for various drain bias conditions. The measured S-value of 85mV/decade corresponds to a total surface state density of 1.96 x 10 12 cm -2 using the expression developed in [10] . The transfer characteristics also show very high on/off ratios of about 10 12 , which is typical for nc-ZnO TFTs fabricated on other substrates [11] . The maximum field effect mobility for the low temperature nc-ZnO TFT was 63 cm 2 /V.s, as shown in Figure 8 . LG=5m, WG=400m.
We interpret these record performance values for ncZnO TFTs deposited in O 2 to be a result of high crystal quality preserved within nanocolumns as well as the presence of acceptor-like charges at the grain boundaries due to Zn-vacancies [12] . Transistors show exceptionally low leakage currents in the OFF state due to back-to-back depletion layers formed at the vertical grain boundaries, which effectively block horizontal current conduction between the source and the drain contacts.
In the ON state, the vertical depletion layers collapse under the influence of gate field and large current densities are made possible between nanocrystals. This is similar to 1.E-14
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1.E-01 high current conduction in microcrystalline ZnO-based varistors where back-to-back depletion layers at grain boundaries rapidly collapse at high electric fields [13] . A combination of low leakage current in the OFF state and large current density in the ON state produces the observed very high ON/OFF ratios. Other contributing factors to large current density operation are the high electron mobility and low interface state density described above. Record field effect electron mobility values (110 cm 2 /V.s) [11] and low surface state densities (2.51 x 10 11 cm -2 ) [3] were obtained with nc-ZnO devices fabricated on SiO 2 gate insulators. Such low interface state densities are consistent with the measured high field effect mobility.
B. High Speed Transistors
Thin film transistors are mostly used in circuits that do not require high speed operation [1] because of electron mobility limitations. However, with the demonstrated high electron mobility and the anticipated high electron velocity [14] , nc-ZnO TFTs were shown to be suitable for smallsignal amplification at microwave frequencies [11, 15 ] .
Various device designs with varying degrees of overlap between source/drain contacts and the gate contact were examined to optimize the high frequency performance for devices with L G =1.2m and W G =2x50m. The calculated maximum available gain (MAG) and current gain (|h 21 | 2 ) values from the measured s-parameters are shown in Figure  9 . All three device designs (with 1.5, 1.0 and 0.5 m of gate electrode overlap with source/drain contacts) showed an identical current gain cut off frequency of 2.9GHz. The highest power cut-off frequency was f max =10GHz for devices with 0.5m overlap. To our knowledge, this is the highest frequency operation obtained with any thin film transistor using any material technology. Based on small-signal device models extracted from the measured s-parameters, we expect f max > 40GHz for devices with L G =0.5m. 
C. Transparent Transistors
ZnO thin films are suitable for transparent thin film transistor (TTFT) applications because the wide bandgap properties (3.4 eV) of both doped and undoped layers can provide excellent optical transparency. Semiconducting properties of undoped layers make them suitable for the active layers, as shown above, while the doped films can be considered for contact layers. An all-ZnO approach is important for this application because of the high cost and the world-wide shortage of indium caused by the rapidly increasing use of ubiquitous touch screen devices with ITO (indium-tin oxide) transparent conductive oxide (TCO) films [16] .
The resistivity, transparency and stability of contact layers made of Al-or Ga-doped ZnO films were shown to be competitive with indium-based TCOs [ 17 , 18 , 19 , 20 ] . However, the integration of doped and undoped ZnO films in the same device faces some technical challenges including low temperature processing for contact layers, auto-doping between layers, and the lack of selective etching between doped and undoped ZnO films.
We have developed indium-free transparent transistors by replacing the metal contacts of the non-transparent TFTs described above with Ga-doped ZnO films grown at low temperatures and in an Ar atmosphere [21] . These Ar-grown TCOs do not require post-growth annealing to achieve low resistivity and therefore comply with the low process temperature budget of ≤ 200°C. To address the difficulty of selectively etching the contact layer over the channel (both ZnO), we employed a thin Ti etch-stop layer between the source/drain contacts and the transistor channel layer as shown in Figure 10 . During processing, the exposed parts of this etch-stop layer oxidized and became a non-conducting TiO x surface passivation layer. The entire film stack was grown on glass or quartz substrates before device fabrication and had about 90% transparency (not including the substrate) in the visible spectrum, as shown in Figure 11 . The growth temperature of layers was reduced as the layers were added to minimize the impact of temperature on the properties of the previously grown layers. The gate insulator was 30nm thick HfO 2 grown by Atomic Layer Deposition (ALD) technique. Mesa etching techniques were used to define S/D contacts, device active area and gate contacts in successive process steps. Figure 12 shows a cross-sectional drawing of the transistor and photograph of several devices with different gate lengths ranging from 5 to 20m. The linear portion of the I-V characteristics of a device with L G = 5m and W G = 70m, shown in Figure 13 , indicates that GZO layers make good ohmic contacts to the active layer and there is no evidence of current blocking by the TiO x etch stop layer. Also, devices exhibit excellent saturation characteristics for this gate length dimension. The current density was lower than the non-transparent devices fabricated on Si substrates due to thermal limitations of the glass substrate. The transfer characteristics shown in Figure 14 exhibit an on/off ratio of 5x10 10 and sub-threshold voltage swing of S < 200mV/decade. These values are comparable to the values obtained with non-transparent devices fabricated within the same temperature budget. The field-effect electron mobility and transconductance values obtained from the transfer characteristics are shown in Figure 15 . The threshold voltage, V th =1.6V, was slightly higher than the value obtained with non-transparent devices (i.e. V th = 1.03V). On the other hand, the maximum field effect mobility, 15cm 2 /V.s, was lower than the value obtained with non-transparent devices. The measured S value corresponds to an increase in the interface state density to 4.61 x 10 12 cm -2 and this can explain the corresponding decrease in mobility. Higher interface state density can be caused by the ZnO-HfO 2 interface roughness [22] due to rougher gate contact layer surfaces compared to metal gates used in non-transparent devices. Improvements in the surface morphology of the doped nc-ZnO gate contact layer are expected to bring closer the performance metrics of the transparent and non-transparent transistors. Nevertheless, to our knowledge, the performance values reported here represent the highest values obtained with indium-free transparent thin film transistors. 1.E-15
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1.E-01 IV. SUMMARY AND CONCLUSIONS PLD-grown ZnO thin films were used to fabricate high speed and transparent thin film transistors. TEM and X-ray examination showed that films consisted of closely packed nanocolumns of ZnO with predominantly (002) orientation and 20-50nm diameter. Films maintained their ordered structure conformably over non-planar surfaces. We have studied doped and undoped films grown on various gate insulators and at low substrate temperatures for high speed and transparent thin film transistor applications. Excellent switching characteristics (on/off ratios greater than 10 12 ), sub-threshold voltage swing (S = 85 mV/decade) and field effect mobilities (63 cm 2 /V.s) were obtained with low temperature grown films. We attributed these superior performances of nc-ZnO TFTs to the high crystal quality preserved within nanocrystals and the presence of acceptorlike states at the vertical grain boundaries due to Znvacancies. High speed performance was demonstrated by devices fabricated on Si substrates with the achievement of current gain cut-off frequency of 2.9GHz and power gain cut-off frequency of 10GHz. Doped and undoped nc-ZnO films were integrated on glass substrates using etch stop layers to fabricate the first all-ZnO TTFTs with record performance. Indium-free TTFTs are important to address the cost and availability issues related to indium.
